# Power MOSFET

-60 V, -6 A, 260 m $\Omega$ , Single P-Channel

#### Features

- Small Footprint (3.3 x 3.3 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVTFS5124PLWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parar	Symbol	Value	Unit		
Drain-to-Source Voltage			V <sub>DSS</sub>	-60	V
Gate-to-Source Voltage	e		V <sub>GS</sub>	±20	V
Continuous Drain Cur-		$T_{mb} = 25^{\circ}C$	۱ <sub>D</sub>	-6.0	А
rent R <sub>ΨJ-mb</sub> (Notes 1, 2, 3, 4)	Steady	$T_{mb} = 100^{\circ}C$		-4.0	
Power Dissipation	State	$T_{mb} = 25^{\circ}C$	PD	18	W
$R_{\Psi J-mb}$ (Notes 1, 2, 3)		$T_{mb} = 100^{\circ}C$		9.0	
Continuous Drain Cur-		$T_A = 25^{\circ}C$	۱ <sub>D</sub>	-2.4	А
rent R <sub>θJA</sub> (Notes 1, 3, 4)	Steady State	T <sub>A</sub> = 100°C		-1.7	
Power Dissipation		$T_A = 25^{\circ}C$	PD	3.0	W
$R_{\theta JA}$ (Notes 1, 3)		T <sub>A</sub> = 100°C		1.5	
Pulsed Drain Current	ain Current $T_A = 25^{\circ}C, t_p = 10 \ \mu s$			-24	А
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to +175	°C
Source Current (Body D	I <sub>S</sub>	-18	А		
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, V <sub>DD</sub> = -50 V, V <sub>GS</sub> = -10 V, $I_{L(pk)}$ = -13 A, L = 0.1 mH, R <sub>G</sub> = 25 $\Omega$ )			E <sub>AS</sub>	8.5	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) – Steady State (Note 2 and 3)	$R_{\PsiJ-mb}$	8.4	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	49.2	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Psi  $(\Psi)$  is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.

3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.


4. Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



## **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
-60 V	260 m $\Omega$ @ –10 V	-6 A
	380 mΩ @ −4.5 V	-97



#### **ORDERING INFORMATION**


See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, $I_D$ = -250 $\mu$ A		-60			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$ , $T_J = 25^{\circ}C$				-1.0	μA
		$V_{\rm DS} = -60 \text{ V}$	T <sub>J</sub> = 125°C			-10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{Gi}$	<sub>S</sub> = ±20 V			$\pm100$	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= –250 μA	-1.5		-2.5	V
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V,	I <sub>D</sub> = -3 A		200	260	mΩ
		V <sub>GS</sub> = -4.5 V,	I <sub>D</sub> = -3 A		290	380	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = -15 V,	I <sub>D</sub> = -5 A	4			S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>iss</sub>				250		
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = V <sub>DS</sub> = -	1.0 MHz, 25 V		27		pF
Reverse Transfer Capacitance	C <sub>rss</sub>	• DS = -			17		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -48 \text{ V},$ $I_D = -3 \text{ A}$ $V_{GS} = -10 \text{ V}, V_{DS} = -48 \text{ V},$ $I_D = -3 \text{ A}$			3.5		
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.4		nC
Gate-to-Source Charge	Q <sub>GS</sub>				1.2		
Gate-to-Drain Charge	Q <sub>GD</sub>				1.9		
Total Gate Charge	Q <sub>G(TOT)</sub>				6		
SWITCHING CHARACTERISTICS (No	te 6)						
Turn-On Delay Time	t <sub>d(on)</sub>				7		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = -4.5 V, V	ns = -48 V,		14		
Turn-Off Delay Time	t <sub>d(off)</sub>	V <sub>GS</sub> = -4.5 V, V I <sub>D</sub> = -3 A, R <sub>0</sub>	<sub>G</sub> = 2.5 Ω		13		ns
Fall Time	t <sub>f</sub>				10		1
DRAIN-SOURCE DIODE CHARACTER	ISTICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V,$ $I_{S} = -3 A$	$T_J = 25^{\circ}C$		-0.87	-1.0	V
			T <sub>J</sub> = 125°C		-0.74		1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V},$ $dI_S/dt = 100 \text{ A}/\mu\text{s},$ $I_S = -3 \text{ A}$			17		ns
Charge Time	t <sub>a</sub>				14		1
Discharge Time	t <sub>b</sub>				3		
Reverse Recovery Charge	Q <sub>RR</sub>				19		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

### **TYPICAL CHARACTERISTICS**



### **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Response

Device	Marking	Package	Shipping <sup>†</sup>
NVTFS5124PLTAG	5124	WDFN8 (Pb-Free)	1500 / Tape & Reel
NVTFS5124PLWFTAG	24LW	WDFN8 (Pb-Free)	1500 / Tape & Reel
NVTFS5124PLTWG	5124	WDFN8 (Pb-Free)	5000 / Tape & Reel
NVTFS5124PLWFTWG	24LW	WDFN8 (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

WDFN8 3.3x3.3, 0.65P CASE 511AB ISSUE D



e/2

М


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS

2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00		0.05	0.000		0.002	
b	0.23	0.30	0.40	0.009	0.012	0.016	
c	0.15	0.20	0.25	0.006	0.008	0.010	
D		3.30 BSC 0.130 BSC			;		
D1	2.95	3.05	3.15	0.116	0.120	0.124	
D2	1.98	2.11	2.24	0.078	0.083	0.088	
Е	3.30 BSC			0.130 BSC			
E1	2.95	3.05	3.15	0.116	0.120	0.124	
E2	1.47	1.60	1.73	0.058	0.063	0.068	
E3	0.23	0.30	0.40	0.009	0.012	0.016	
е		0.65 BSC	;	(	0.026 BS0	2	
G	0.30	0.41	0.51	0.012	0.016	0.020	
к	0.65	0.80	0.95	0.026	0.032	0.037	
Г	0.30	0.43	0.56	0.012	0.017	0.022	
L1	0.06	0.13	0.20	0.002	0.005	0.008	
М	1.40	1.50	1.60	0.055	0.059	0.063	
θ	0 °		12 °	0 °		12 °	

**SOLDERING FOOTPRINT\*** 



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**ON Semiconductor** and **UD** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized applicable copyright laws and is not for resard in manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

0.05 C

E2

¥

G-

4X |

E3

D2

**BOTTOM VIEW** 

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative