Power MOSFET

-60 V, -2.9 A, Single P-Channel, TSOP-6

Features

- 60 V BVds, Low R_{DS(on)} in TSOP-6 Package
- 4.5 V Gate Rating
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free Device

Applications

- High Side Load Switch
- Power Switch for Printers, Communication Equipment

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			V _{DSS}	-60	V	
Gate-to-Source Voltage			V _{GS}	±20	V	
Continuous Drain	Steady	T _A = 25°C	I _D	-2.5		
Current (Note 1)	State	T _A = 85°C		-2.0	Α	
	t ≤ 5 s	T _A = 25°C		-2.9		
Power Dissipation	Steady		P_{D}	1.1		
(Note 1)	State	T _A = 25°C			W	
	t ≤ 5 s			1.4		
Continuous Drain		T _A = 25°C	I _D	-1.8	Α	
Current (Note 2)	Current (Note 2) Steady T			-1.3	A	
Power Dissipation (Note 2)	State	T _A = 25°C	P _D	0.6	W	
Pulsed Drain Current	t _p = 10 μ	s	I _{DM}	-20	Α	
Operating Junction and Storage Temperature			T _J , T _{STG}	-55 to 150	°C	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
- Surface-mounted on FR4 board using the minimum recommended pad size.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
60.1/	111 mΩ @ –10 V	-2.9 A
-60 V	142 mΩ @ -4.5 V	-2.9 A

P-Channel



MARKING DIAGRAM




TSOP-6 CASE 318G STYLE 1



XX = Device Code
M = Date Code
Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information ion page 5 of this data sheet

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	102	
Junction-to-Ambient - t = 5 s (Note 3)	$R_{ hetaJA}$	77.6	°C/W
Junction-to-Ambient - Steady State (Note 4)	$R_{ hetaJA}$	200	

^{3.} Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
4. Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•					
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-60			V
Zero Gate Voltage Drain Current	I _{DSS}					-1.0	μΑ
		$V_{DS} = -48 \text{ V}$	T _J = 125°C			-5.0	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$				±100	nA
		V _{DS} = 0 V, V _G	_{as} = ±20 V			±200	nA
ON CHARACTERISTICS (Note 5)	-						
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= -250 μA	-1.0		-3.0	V
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -10 \text{ V},$	_D = -2.9 A		72	111	mΩ
		V _{GS} = -4.5 V,	I _D = -2.5 A		88	142	
Forward Transconductance	9FS	$V_{DS} = -5.0 \text{ V},$	I _D = -6.0 A		10.1		S
CHARGES, CAPACITANCES AND GATE F	RESISTANCE						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = -30 V			942		pF
Output Capacitance	C _{OSS}				72		
Reverse Transfer Capacitance	C _{RSS}				48		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = -10 \text{ V}, V_{DS} = -30 \text{ V};$ $I_{D} = -2.9 \text{ A}$			18.1		nC
Threshold Gate Charge	Q _{G(TH)}				1.2		
Gate-to-Source Charge	Q _{GS}				2.7		
Gate-to-Drain Charge	Q_{GD}				3.6		
SWITCHING CHARACTERISTICS (Note 6)							
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = -10 \text{ V}, V_{DS} = -30 \text{ V},$ $I_{D} = -1.0 \text{ A}, R_{G} = 6.0 \Omega$			8.7		ns
Rise Time	t _r				4.9		1
Turn-Off Delay Time	t _{d(OFF)}				38		
Fall Time	t _f				12.8		
DRAIN-SOURCE DIODE CHARACTERIST	ics						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 \text{ V},$ $I_{S} = -0.9 \text{ A}$	T _J = 25°C		-0.75	-1.0	V
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A}/\mu\text{s,}$ $I_S = -0.9 \text{ A}$			18.3		ns
Charge Time	t _a				15.5		ns
Reverse Recovery Charge	Q_{RR}				15.1		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%

^{6.} Switching characteristics are independent of operating junction temperatures

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS




Figure 12. Thermal Response


Table 1. ORDERING INFORMATION

Part Number	Marking (XX)	Package	Shipping [†]
NTGS5120PT1G	P6	TSOP-6 (Pb-Free)	3000 / Tape & Reel
NVGS5120PT1G	VP6	TSOP-6 (Pb-Free)	3000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TSOP-6 CASE 318G-02 ISSUE V



RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
 DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR GATE BURRS, MOLD FLASH, PROTRUSIONS, OR
 GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
 5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.01	0.06	0.10	
b	0.25	0.38	0.50	
С	0.10	0.18	0.26	
D	2.90	3.00	3.10	
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.85	0.95	1.05	
L	0.20	0.40	0.60	
L2	0.25 BSC			
М	0°	_	10°	

STYLE 1:

PIN 1. DRAIN 2. DRAIN 3. GATE

- 4. SOURCE DRAIN
- DRAIN

ON Semiconductor and the IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative