# 350mA, Very Low Dropout Bias Rail CMOS Voltage Regulator

The NCV8720 is a 350 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage (V<sub>BIAS</sub>). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated applications, the NCV8720 features low  $I_Q$  consumption. The NCV8720 is offered in WDFN6 2 mm x 2 mm package, wettable flanks option available for Enhanced Optical Inspection.

#### **Features**

- Input Voltage Range: 0.8 V to 5.5 V
  Bias Voltage Range: 2.4 V to 5.5 V
- Fixed Output Voltage Device
- Output Voltage Range: 0.8 V to 2.1 V
- ±2% Accuracy over Temperature
- Ultra-Low Dropout: 110 mV typically at 350 mA
- Very Low Bias Input Current of Typ. 80 μA
- $\bullet~$  Very Low Bias Input Current in Disable Mode: Typ. 0.5  $\mu A$
- Low Noise, High PSRR
- Built-In Soft-Start with Monotonic V<sub>OUT</sub> Rise
- Stable with a 2.2 μF Ceramic Capacitor
- NCV Prefix for Automotive and Other Applications Requiring
  Unique Site and Control Change Requirements; AEC-Q100
  Qualified and PPAP Capable; Device Temperature Grade 1: -40°C to
  +125°C Ambient Operating Temperature Range
- These are Pb-Free Devices

#### **Typical Applications**

- Automotive, Consumer and Industrial Equipment Point of Load Regulation
- Battery-Powered Equipment
- FPGA, DSP and Logic Power Supplies
- Switching Power Supply Post Regulation
- Cameras, DVRs, STB and Camcorders




Figure 1. Typical Application Schematics



## ON Semiconductor™

#### www.onsemi.com

## MARKING DIAGRAM




WDFN6 CASE 511BR



XX = Specific Device CodeM = Date Code

#### PIN CONNECTIONS



#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 9 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

## PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description
1	OUT	Regulated Output Voltage pin
2	N/C	Not internally connected
3	EN	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode.
4	BIAS	Bias voltage supply for internal control circuits. This pin is monitored by internal Under-Voltage Lockout Circuit.
5	GND	Ground pin
6	IN	Input Voltage Supply pin
Pad		Should be soldered to the ground plane for increased thermal performance.

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V <sub>IN</sub>	-0.3 to 6	V
Output Voltage	V <sub>OUT</sub>	$-0.3$ to $(V_{IN}+0.3) \le 6$	V
Chip Enable and Bias Input	V <sub>EN</sub> , V <sub>BIAS</sub>	-0.3 to 6	V
Output Short Circuit Duration	t <sub>SC</sub>	unlimited	S
Maximum Junction Temperature	TJ	150	°C
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to 125	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHĂRACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- This device series incorporates ESD protection (except OUT pin) and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 ESD Machine Model tested per AEC-Q100-003
  - Latchup Current Maximum Rating ≤150 mA per AEC-Q100-004.

#### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Input Voltage	V <sub>IN</sub>	$(V_{OUT} + V_{DO_{\_IN}})$	5.5	V
Bias Voltage	V <sub>BIAS</sub>	$(V_{OUT} + 1.4) \ge 2.4$	5.5	V
Junction Temperature	T <sub>J</sub>	-40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, WDFN6 2 mm x 2 mm Thermal Resistance, Junction-to-Air (Note 3)		65	°C/W

<sup>3.</sup> This data was derived by thermal simulations based on the JEDEC JESD51 series standards methodology. Only a single device mounted at the center of a high – K (2s2p) 3in x 3in multilayer board with 1–ounce internal planes and 2–ounce copper on top and bottom. Top copper layer has a dedicated 125 sqmm copper area.

#### **ELECTRICAL CHARACTERISTICS**

Over Operating Temperature Range (T<sub>J</sub> =  $-40^{\circ}$ C to  $+125^{\circ}$ C),  $V_{BIAS}$  = ( $V_{OUT}$  + 1.4 V) or 2.5 V, whichever is greater;  $V_{IN} \ge V_{OUT}$  + 0.5 V,  $I_{OUT}$  = 1 mA,  $V_{EN}$  = 1.1 V,  $C_{OUT}$  = 2.2  $\mu$ F, unless otherwise noted. Typical values are at  $T_{J}$  =  $+25^{\circ}$ C.

	Parameter	Test Condit	ions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage Range				V <sub>IN</sub>	V <sub>OUT</sub> + V <sub>DO_IN</sub>		5.5	٧
Operating Bias Voltage Range				$V_{BIAS}$	(V <sub>OUT</sub> + 1.4) ≥ 2.4		5.5	٧
Output Voltage Range (Note 4)					0.8		2.1	V
Output	Nominal	T <sub>J</sub> = +25°C		V <sub>OUT</sub>		±0.5		%
Voltage Accuracy	Over $V_{BIAS}$ , $V_{IN}$ , $I_{OUT}$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$	$V_{OUT}$ + 1.4 V $\leq$ V <sub>BIAS</sub> $\leq$ 5. V <sub>OUT</sub> + 0.5 V $\leq$ V <sub>IN</sub> $\leq$ 4.5 V OmA $\leq$ I <sub>OUT</sub> $\leq$ 350 mA	5 V, V,	V <sub>OUT</sub>	-2		+2	%
V <sub>IN</sub> Line Re	egulation	$V_{IN} = (V_{OUT} + 0.5 \text{ V}) \text{ to } 4.5 \text{ V}, I_{OUT} = 1 \text{mA}$		$\Delta V_{OUT}/\Delta V_{IN}$		5.0		μV/V
V <sub>BIAS</sub> Line	Regulation	$V_{BIAS}$ = ( $V_{OUT}$ + 1.4 V) or 2.5 V (whichever is greater) to 5.5 V, $I_{OUT}$ = 1 mA		$\Delta V_{OUT}/\Delta V_{BIAS}$		16		μV/V
Load Regu	lation	0 mA ≤ I <sub>OUT</sub> ≤ 350 mA (no load to full load)		$\Delta V_{OUT}/\Delta I_{OUT}$		-1.0		μV/mA
V <sub>IN</sub> Dropou	t Voltage (Note 5)	$V_{IN} = V_{OUT(NOM)} - 0.1 \text{ V},$ $(V_{BIAS} - V_{OUT(NOM)}) = 1.4 \text{ V},$ $I_{OUT} = 350 \text{ mA}$		$V_{DO-IN}$		110	200	mV
V <sub>BIAS</sub> Drop	out Voltage (Note 6)	$V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}, I_{OUT} = 350 \text{ mA}$		$V_{DO\_BIAS}$		1.15	1.4	V
Output Cur	rent Limit	Vout = 0.9 x Vout(nom)		I <sub>CL</sub>	420	600	1000	mA
Bias Pin Cu	urrent	I <sub>OUT</sub> = 0 mA to 350 mA		I <sub>BIAS</sub>		80	110	μΑ
Shutdown (	Current (I <sub>GND</sub> )	$V_{EN} \le 0.4 \text{ V}, T_J = -40^{\circ}\text{C} \text{ to}$	+85°C	Ishdn		0.5	2.0	μΑ
			f = 10 Hz			52		
		$V_{IN} - V_{OUT} \ge 0.5 \text{ V},$ $I_{OUT} = 350 \text{ mA}$	f = 100 Hz	PSRR (V <sub>IN</sub> )		56		dB
V Dower	Supply Rejection Ratio		f = 1 kHz			65		
VIV LOWer-	Supply Rejection Ratio		f = 10 kHz			46		
			f = 100 kHz			37		
			f = 1 MHz			25		
			f = 10 Hz			65		
		$V_{IN} - V_{OUT} \ge 0.5 \text{ V},$ $I_{OUT} = 350 \text{ mA}$	f = 100 Hz	PSRR (V <sub>BIAS</sub> )		65		dB
V <sub>BIAS</sub> Powe	er-Supply Rejection		f = 1 kHz			70		
Ratio			f = 10 kHz			50		
			f = 100 kHz			35		
			f = 1 MHz			24		
Output Noise Voltage		BW = 10 Hz to 100 kHz		V <sub>N</sub>		40		μVRMS
Inrush Current on V <sub>IN</sub>				I <sub>VIN_INRUSH</sub>		100 + I <sub>LOAD</sub>		mA
Startup Time		$\begin{split} &V_{OUT} = 95\% \ V_{OUT(NOM)}\text{, } I_{OUT} = 350 \ \text{mA}, \\ &C_{OUT} = 2.2 \ \mu\text{F} \end{split}$		t <sub>STR</sub>		140		μs
Enable Pin High (enabled)				V <sub>EN(HI)</sub>	1.1			V
Enable Pin Low (disabled)				V <sub>EN(LO)</sub>	0		0.4	V
Enable Pin Current		V <sub>EN</sub> = 5.5 V		I <sub>EN</sub>		0.3	2.0	μΑ
Undervoltage Lock-out		V <sub>BIAS</sub> rising		UVLO		1.6		V
Hysteresis		V <sub>BIAS</sub> falling		0 V L O		0.2		V
Thermal Ch	outdown Temperature	Shutdown, temperature increasing		Tsp		+160		°C
Thermal Shutdown Temperature		Reset, temperature decreasing		1 20		+140		°C
Operating Junction Temperature				T <sub>J</sub>	-40		+125	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 4. V<sub>OUT</sub> nominal value is factory programmable.
  5. Measured for devices with V<sub>OUT</sub>(NOM) ≥ 1.2V.
  6. V<sub>BIAS</sub> V<sub>OUT</sub> with V<sub>OUT</sub> = V<sub>OUT</sub>(NOM) 0.1V. Measured for devices with V<sub>OUT</sub>(NOM) ≥ 1.4 V.

# **APPLICATIONS INFORMATION**




Figure 3. Typical Application: Low-Voltage Post-Regulator with ON/OFF functionality

## **TYPICAL CHARACTERISTICS**

 $V_{OUT(NOMINAL)} = 1.5 \text{ V}, V_{BIAS} = (V_{OUT} + 1.4 \text{ V}) \text{ or } 2.5 \text{ V}, \text{ whichever is greater, } V_{IN} = V_{OUT} + 0.5 \text{ V}, I_{OUT} = 1 \text{ mA}, \\ V_{EN} = 1.1 \text{ V}, C_{OUT} = 2.2 \text{ } \mu\text{F}, T_{J} = 25^{\circ}\text{C} \text{ unless otherwise noted}.$ 




Figure 4. V<sub>IN</sub> Dropout Voltage vs. Output Current

Figure 5. V<sub>BIAS</sub> Dropout Voltage vs. Temperature




Figure 6. Output Voltage vs. Temperature

Figure 7. Bias Pin Current vs. V<sub>BIAS</sub> Input Voltage




Figure 8. Bias Pin Current vs. Output Current

Figure 9. Bias Pin Current vs. Temperature

# **TYPICAL CHARACTERISTICS**

 $V_{OUT(NOMINAL)} = 1.5 \text{ V}, V_{BIAS} = (V_{OUT} + 1.4 \text{ V}) \text{ or } 2.5 \text{ V}, \text{ whichever is greater, } V_{IN} = V_{OUT} + 0.5 \text{ V}, I_{OUT} = 1 \text{ mA}, \\ V_{EN} = 1.1 \text{ V}, C_{OUT} = 2.2 \text{ } \mu\text{F}, T_{J} = 25^{\circ}\text{C} \text{ unless otherwise noted.}$ 




Figure 10. Shutdown Current vs. V<sub>BIAS</sub> Input Voltage

Figure 11. Current Limit vs. V<sub>BIAS</sub> Input Voltage




Figure 12. Current Limit vs. V<sub>IN</sub> Input Voltage

Figure 13. V<sub>IN</sub> Power Supply Ripple Rejection vs. Frequency




Figure 14. V<sub>BIAS</sub> Power Supply Ripple Rejection vs. Frequency

Figure 15. Load Transient Response

#### **APPLICATIONS INFORMATION**

The NCV8720 dual-rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from  $V_{\rm IN}$  voltage. All the low current internal controll circuitry is powered from the  $V_{\rm BIAS}$  voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike a PMOS topology devices, the output capacitor has reduced impact on loop stability.  $V_{\rm IN}$  to  $V_{\rm OUT}$  operating voltage difference can be very low compared with standard PMOS regulators in very low  $V_{\rm IN}$  applications.

The NCV8720 offers built-in Soft-Start with monotonic  $V_{OUT}$  rise. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis.

NCV8720 is a Fixed Voltage linear regulator.

#### **Dropout Voltage**

Because of two power supply inputs  $V_{IN}$  and  $V_{BIAS}$  and one  $V_{OUT}$  regulator output, there are two Dropout voltages specified.

The first, the  $V_{IN}$  Dropout voltage is the voltage difference  $(V_{IN}-V_{OUT})$  at which the regulator output no longer maintains regulation against further reductions in input voltage.  $V_{BIAS}$  is high enough, specific value is published in the Electrical Characteristics table.

The second,  $V_{BIAS}$  dropout voltage is the voltage difference ( $V_{BIAS} - V_{OUT}$ ) at which the regulator output no longer maintains regulation against further reductions in  $V_{BIAS}$  voltage.  $V_{IN}$  is high enough.

## **Input and Output Capacitors**

The device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from  $2.2~\mu F$  to  $10~\mu F$ . The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range.

In applications where no low input supplies impedance available (PCB inductance in  $V_{IN}$  and/or  $V_{BIAS}$  inputs as example), the recommended  $C_{IN}=1~\mu F$  and  $C_{BIAS}=0.1~\mu F$  or greater. Ceramic capacitors are recommended. For the best performance all the capacitors should be connected to

the NCV8720 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.

## **Enable Operation**

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. If the enable function is not to be used then the pin should be connected to  $V_{\rm IN}$  or  $V_{\rm BIAS}.$  When enabled, the device consumes roughly 20  $\mu A$  from Vin supply per 1 V nominal output voltage. That is why using the enable / disable function in power saving applications is recommended.

#### **Current Limitation**

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

#### **Thermal Protection**

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated, the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.

## **Power Dissipation**

The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. For reliable operation junction temperature should be limited to +125°C.

## **ORDERING INFORMATION**

Device	Nominal Output Voltage	Marking	Package	Shipping <sup>†</sup>		
NCV8720BMT100TBG	1.00 V	LA				
NCV8720BMT105TBG	1.05 V	LC				
NCV8720BMT110TBG	1.10 V	LD				
NCV8720BMT115TBG	1.15 V	LE				
NCV8720BMT120TBG	1.20 V	LF				
NCV8720BMT125TBG	1.25 V	LG				
NCV8720BMT130TBG	1.30 V	LH	WDFN6			
NCV8720BMT135TBG	1.35 V	LJ	(Non-Wettable Flank) (Pb-Free)	3000 / Tape & Reel		
NCV8720BMT140TBG	1.40 V	LK				
NCV8720BMT145TBG	1.45 V	LL				
NCV8720BMT150TBG	1.50 V	LM				
NCV8720BMT160TBG	1.60 V	LN				
NCV8720BMT170TBG	1.70 V	LP				
NCV8720BMT180TBG	1.80 V	LQ				
NCV8720BMTW110TBG	1.10 V	KD				
NCV8720BMTW120TBG	1.20 V	KF	WDFN6			
NCV8720BMTW130TBG	1.30 V	KH	(Wettable Flank)	3000 / Tape & Reel		
NCV8720BMTW150TBG	1.50 V	KM	(Pb-Free)			
NCV8720BMTW180TBG	1.80 V	KQ				


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

To order other package and voltage variants, please contact your ON sales representative

#### PACKAGE DIMENSIONS

# WDFN6 2x2, 0.65P

CASE 511BR **ISSUE B** 




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25 mm FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. FOR DEVICES CONTAINING WETTABLE FLANK OPTION, DETAIL A ALTERNATE CONSTRUCTION A-2 AND DETAIL B ALTERNATE CONSTRUCTION B-2 ARE NOT APPLICABLE.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.70	0.80		
A1	0.00	0.05		
A3	0.20 REF			
b	0.25	0.35		
D	2.00 BSC			
D2	1.50	1.70		
E	2.00 BSC			
E2	0.90	1.10		
е	0.65 BSC			
L	0.20	0.40		
L1		0.15		

## RECOMMENDED MOUNTING FOOTPRINT



DIMENSIONS: MILLIMETERS

С е 0.10 M Α В 0.05 M С NOTE 3 **BOTTOM VIEW** 

F2

D2

 $\|\cdot\|$ 

DETAIL A

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC date seets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative